`timescale 1 ns/100 ps

module BC_clk_shifted(
	output reg clk);
	
	initial begin
		clk <= 0;
	end
	
	always begin
		#12.5 clk <= !clk; // 40 MHz
	end
endmodule